Shop

Sangoma A101e 1 Port T1/e1/j1 Pci Expres

Avaiability: Out of Stock

-17% $576.82 $480.68 Sold out

- One T1/E1 port with optimum PCI Express or PCI interface for high performance voice and data applications- Line decoding: HDB3, AMI, B8ZS- Framing: CRC-4, Non CRC4, SF, D4. Also compatible with Japan's J1- Support for AsteriskTM, YateTM, and FreeSwitchTM PBX/IVR Projects, as well as other open ...

TITLE

- +
SKU: SGM-A101E Categories: ,

- One T1/E1 port with optimum PCI Express or PCI interface for high performance voice and data applications- Line decoding: HDB3, AMI, B8ZS- Framing: CRC-4, Non CRC4, SF, D4. Also compatible with Japan's J1- Support for AsteriskTM, YateTM, and FreeSwitchTM PBX/IVR Projects, as well as other open source and proprietary PBX/Switch/IVR/VoIP gateway applications- All of Sangoma's AFT products use the same base PCI interface card and the same professionally engineered firmware on the same family of Field Upgradeable Gate Arrays- Fully compatible with all commercially available motherboards proper PCI-standard interrupt sharing without manual tuning- A101-X and A101D-X PCI Express: 1 Lane PCI Express bus- Dimensions: 2U Form factor: 120mm x 55 mm for use in restricted chassis- Includes high quality, tested RJ45 cables and short 2U mounting clips for installation in 2U rack mount servers- Power: 800 mA peak, operational 300 mA max at 3.3 V or 5V- Temperature range: 0 50 C- Autosense compatibility with 5V and 3.3 V PCI busses- Intelligent hardware: Downloadable FPGA programming with multiple operating modes. Add new features related to voice and/or data when they become available- 32-bit bus master DMA data exchanges across PCI interface at 132 Mbytes/sec for minimum host processor intervention- Ring buffer DMA handling for minimum host intervention and guaranteed data integrity on high volume systems- Supports Robbed Bit Channel Associated Signaling CAS and ISDN PRI- T1/E1 and fractional T1/E1, multiple channel HDLC per line for mixed data/TDM voice applications- Optimized per channel DMA streams and hardware-level HDLC handling unload the host CPU- Use raw bitstream interfaces to support arbitrary non-standard line protocols, such as non-byte aligned monosynch or bisynch

Title

Defaut Title